High Level Synthesis of ASICs under Timing and Synchronization Constraints by Da
167,00 €
Short Title HIGH LEVEL SYNTHESIS OF ASICS. 1 Introduction. - 2 System Overview. - 3 Behavioral Transformations. - 4 Sequencing Graph and Resource Model. - 5 Design Space Exploration. - 6 Relative Scheduling.
Jetzt bei Ebay:
