Low Power Design with High-Level Power Estimation and Power-Aware Synthesis by S
158,56 €
Integrates power estimation and reduction for high level synthesis, with low-power, high-level design; Shows specific techniques for ASICs as well as FPGA based SoC designs, allowing readers to evaluate and explore various possible alternatives; Covers techniques from RTL/gate-level to hardware software co-design.
Jetzt bei Ebay: