Advanced ASIC Chip Synthesis: Using Synopsys Design Compiler and PrimeTime by Hi
104,47 €
Significance is placed on HDL coding styles, synthesis and optimization, dynamic simulation, formal verification, DFT scan insertion, links to layout, and static timing analysis. At each step, problems related to each phase of the design flow are identified, with solutions and work-arounds described in detail.
Jetzt bei Ebay: