Writing Testbenches using SystemVerilog by Janick Bergeron (English) Paperback B
154,50 €
Verification is too often approached in an ad hoc fashion. Writing Testbenches Using SystemVerilog presents many of the functional verification features that were added to the Verilog language as part of SystemVerilog.
Jetzt bei Ebay:
