Synthesizable VHDL Design for FPGAs by Eduardo Augusto Bezerra (English) Hardcov
158,87 €
Afterwards, the language was used for the behavioral simulation of ASICs, and also as a design input for synthesis tools. VHDL is a rich language, but just a small subset of it can be used to write synthesizable code, from which a physical circuit can be obtained.
Jetzt bei Ebay:
