SVA: The Power of Assertions in SystemVerilog by Eduard Cerny (English) Paperbac
121,28 €
This book is a comprehensive guide to assertion-based verification of hardware designs using SystemVerilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection, and formal analysis.
Jetzt bei Ebay:
