Logic Design and Verification Using SystemVerilog (Revised) by Donald Thomas (En
101,37 €
It is directed at: -students currently in an introductory logic design course that also teaches SystemVerilog, -designers who want to update their skills from Verilog or VHDL, and -students in VLSI design and advanced logic design courses that include verification as well as design topics.
Jetzt bei Ebay:
