Hardware Specification, Verification and Synthesis: Mathematical Aspects: Mathem
75,24 €
Design for verifiability. - Verification of synchronous circuits by symbolic logic simulation. - Constraints, abstraction, and verification. - Formalising the design of an SECD chip. - Reasoning about state machines in higher-order logic.
Jetzt bei Ebay:
