Digital Logic Design Using Verilog: Coding and RTL Synthesis by Vaibbhav Taraate
114,64 €
By Vaibbhav Taraate. He completed his M.Tech. He has over 18 years of experience in semi-custom ASIC and FPGA design, primarily using HDL languages such as Verilog, VHDL and SystemVerilog. His areas of expertise include RTL design using VHDL, RTL design using Verilog, complex FPGA-based design, low power design, synthesis and optimization, static timing analysis, system design using microprocessors, high-speed VLSI designs, and architecture design of complex SOCs.
Jetzt bei Ebay:
