Design of High-Performance CMOS Voltage-Controlled Oscillators by Liang Dai (Eng
168,36 €
The analysis considers both linear and nonlinear operation. It indicates that fast rail-to-rail switching has to be achieved to minimize phase noise. Therefore, for narrow bandwidth PLLs, noise up conversion for the bias circuits should be minimized.
Jetzt bei Ebay:
