Die Inhalte dieser Webseite enthalten Affiliate-Links, für die wir möglicherweise eine Vergütung erhalten.
  • Bild 1

Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level by B

Ø 0.0
0 Bewertungen
112,78 €

It is a must-have textbook for engineers interested in learning about the subject, and a useful reference for experts.'. Ian Galton, University of California, San Diego. Using a modern, pedagogical approach, this textbook gives students and engineers a comprehensive and rigorous knowledge of CMOS phase-locked loop (PLL) design for a wide range of applications.

Jetzt bei Ebay: