Advanced ASIC Chip Synthesis: Using Synopsys(R) Design Compiler(TM) Physical Com
234,19 €
Significance is placed on HDL coding styles, synthesis and optimization, dynamic simulation, formal verification, DFT scan insertion, links to layout, physical synthesis, and static timing analysis. At each step, problems related to each phase of the design flow are identified, with solutions and work-around described.
Jetzt bei Ebay:
